EE 636 Formal Specification and Verification of Digital Systems Select Term:
This course covers major formal specification and verification approaches used in the automation of digital design. Topics include the use of logic-based formalisms, formal verification of combinatorial circuit designs, symbolic model checking, specification and verification of synchronous and asynchronous sequential circuits, compositional verification, verification of complex hardware systems.
SU Credits : 3.000
ECTS Credit : 10.000
Prerequisite : -
Corequisite : -