Complementary Metal-Oxide Semiconductor (CMOS) technology and limitations; CMOS circuit and logic design; layout rules and techniques; circuit characterization and performance estimation; CMOS subsystem design, basic building blocks; structured design principles; Very-Large-Scale Integrated (VLSI) system design methods; DRC, logic and circuit simulation.
Very Large Scale Integrated System Design I (EE 401)
Programs\Type | Required | Core Elective | Area Elective |
BA- Political Science | |||
BA-Cultural Studies | |||
BA-Cultural Studies | |||
BA-Economics | |||
BA-Economics | |||
BA-International Studies | |||
BA-International Studies | |||
BA-Management | |||
BA-Management | |||
BA-Political Sci.&Inter.Relat. | |||
BA-Political Sci.&Inter.Relat. | |||
BA-Social & Political Sciences | |||
BA-Visual Arts&Visual Com.Des. | |||
BA-Visual Arts&Visual Com.Des. | |||
BS-Biological Sci.&Bioeng. | |||
BS-Computer Science & Eng. | |||
BS-Computer Science & Eng. | |||
BS-Electronics Engineering | * | ||
BS-Electronics Engineering | * | ||
BS-Industrial Engineering | |||
BS-Manufacturing Systems Eng. | |||
BS-Materials Sci. & Nano Eng. | * | ||
BS-Materials Science & Eng. | * | ||
BS-Mechatronics | * | ||
BS-Mechatronics | * | ||
BS-Microelectronics | |||
BS-Molecular Bio.Gen.&Bioeng | |||
BS-Telecommunications | * |
CONTENT
OBJECTIVE
This course teaches both full custom and standard cell based digital CMOS VLSI circuit design, implementation and analysis. Students gain practical experience by designing, implementing and verifying full custom and standard cell based digital CMOS VLSI circuits.
LEARNING OUTCOME
Describe digital VLSI circuit design styles;
Analyze and reduce delay of full custom digital VLSI circuits;
Design and analyze full custom arithmetic circuits (e.g. adder, multiplier);
Describe basic techniques for reducing power consumption of digital VLSI circuits;
Describe clock generation and distribution in synchronous digital VLSI circuits;
Describe standard cell libraries;
Design and implement standard cell based digital VLSI circuits using logic synthesis and physical synthesis tools;
Verify functionality and timing of standard cell based digital VLSI circuits using a logic simulation tool.
Overview of Analog-to-digital converters and digital-to-analog converters
Update Date:
ASSESSMENT METHODS and CRITERIA
Percentage (%) | |
Final | 25 |
Midterm | 25 |
Assignment | 50 |
RECOMENDED or REQUIRED READINGS
Textbook |
Jan M. Rabaey, Anantha P. Chandrakasan, Borivoje Nikolic, Digital Integrated Circuits, Prentice Hall, 2nd Edition |